Power consumption optimization for VLSI designs using ICC & DC EDA tools and CMOS 32NM EDK synopsys technology

Power consumption optimization for VLSI designs using ICC & DC EDA tools and CMOS 32NM EDK synopsys technology: Graduation project of Computer engineering technology/ Nguyen Le Gia Lam, Phu Quoc Huy; Pham Van Khoa (Advisor)--Ho Chi Minh City: Ho Chi Minh City University of Technology and Education, 2023
Call no.: KMT-19 621.3745 N573-L213
Bạn đang xem trang mẫu tài liệu này.